Proposal for nanoscale cascaded plasmonic majority gates for non-Boolean
















Surface-plasmon-polariton	 waves	 propagating	 at	 the	 interface	 between	 a	 metal	 and	 a	
dielectric,	 hold	 the	 key	 to	 future	 high-bandwidth,	 dense	 on-chip	 integrated	 logic	 circuits	
overcoming	the	diffraction	limitation	of	photonics.	While	recent	advances	in	plasmonic	logic	
have	witnessed	 the	demonstration	of	basic	and	universal	 logic	gates,	 these	CMOS	oriented	
digital	logic	gates	cannot	fully	utilize	the	expressive	power	of	this	novel	technology.	Here,	we	









can	 find	 direct	 utility	 in	 highly	 parallel	 real-time	 signal	 processing	 applications	 like	 pattern	
recognition.		
	





devices	as	 the	dimensions	approach	 the	wavelength	of	 light	 in	 the	material.	Surface	plasmon	
polaritons	 (SPP)	 -	electromagnetic	waves	propagating	at	 the	 interface	between	a	metal	and	a	
dielectric	-	can	circumvent	this	problem	by	localizing	the	electromagnetic	energy	in	dimensions	
much	 smaller	 than	 the	 diffraction	 limit	 4,5.	 Recent	 advances	 in	 the	 field	 of	 plasmonics	 have	
witnessed	the	development	of	innovative	waveguiding	schemes	6-12	and	devices	13-20.	A	complete	













-	 	 the	majority	 gate	 -	 utilizing	 the	 phase	 of	 the	 SPP	wave	 as	 the	 state	 variable.	 Using	 finite-
difference-time	 domain	 (FDTD)	 simulations	 performed	 in	 commercially	 available	 software	
Lumerical	Solutions	24,	we	provide	a	comprehensive	scheme	for	building	a	nanoscale	cascadable	







composed	 from	 these	 primitives,	 however	 this	 lies	 outside	 the	 scope	 of	 this	 paper.	We	 also	
propose	a	unique	referencing	scheme	at	the	output	that	can	directly	translate	the	information	
encoded	 in	 the	amplitude	and	phase	of	 the	output	SPP	wave	 into	the	 intensity	of	 the	output	
electric	 field	 or	 the	 output	 power,	 thus	 circumventing	 the	 challenging	 problem	of	 tera-Hertz	
phase-detection	of	the	SPP	waves.	Due	to	high	throughput,	the	proposed	scheme	can	be	of	use	
in	highly	parallel	 real-time	signal	processing	applications	 that	are	arithmetic-heavy	with	 strict	
timing	requirements.	A	representative	example	of	this,	namely	a	pattern	recognition	system,	has	
been	briefly	discussed	towards	the	end	of	the	paper.	Note	that	since	the	emphasis	of	this	work	









waveguide,	 that	 acts	 as	 a	 conduit	 for	 transmission	 of	 information.	We	 choose	 a	 slot	 (metal-
insulator-metal	MIM)	waveguide	configuration	due	to	 its	high	 field	confinement	capability	 (in	














vector	 (y-direction).	 Along	 the	 direction	 of	 propagation,	 the	 electromagnetic	 fields	 vary	




waveguide	as	𝑛233455 = 789 𝑅𝑒𝑎𝑙 𝑘" .	Using	appropriate	boundary	conditions	 for	 the	normal	and	
tangential	electric	 field	 components	and	 the	aforementioned	 symmetry	of	 the	 corresponding	
field	component	distributions,	the	G-SPP	dispersion	relation	can	be	obtained	as	tanh &'CD8 =	− FC&'GFG&'C,	39,40	where,	𝑘#H,. = 𝑘"8 − 𝜖H,.𝑘08	and	𝑘0 = 897J .	Approximate	analytical	expressions	for	






ways	 of	 exciting	 on-chip	 SPP	 waves)	 and	 use	 the	 standard	 mode	 source	 in	 our	 Lumerical	
simulations	 to	 inject	 a	 fundamental	 guided	 mode	 into	 the	 plasmonic	 waveguide	 (see	












The	 development	 of	 plasmonic	 logic	 is	 hindered	 due	 to	 the	 presence	 of	 dissipative	 losses.	
Dissipative	losses	arise	due	to	ohmic	losses	encountered	by	surface	plasmons	propagating	along	
the	interface	of	metal	and	dielectric	42.	The	propagation	length	of	surface	plasmons	depends	on	
the	 properties	 of	 the	waveguide	 –	material,	 geometry,	 and	mode	 profile	 of	 the	 propagating	
surface	plasmon	polariton,	and	is	calculated	as	the	distance	over	which	the	propagating	power	






individual	 figures	of	merits	 (FOM).	 The	 figures	of	merit	 for	propagation	and	 confinement	are	
given	 by	𝐹𝑂𝑀RZ[R = \]7^]]	 and	𝐹𝑂𝑀_[`5 = 7Ja 	 respectively.	 Note	 that	 there	 are	 various	 other	




excitation	wavelength	𝜆0	of	 the	mode	source	 in	Lumerical	 simulations	 for	 the	 three	different	
widths	of	the	waveguide.	The	chosen	wavelength	of	𝜆0 = 1.55	𝜇𝑚	 illustrates	a	good	trade-off	
between	 the	 propagation	 and	 the	 confinement.	 While	 the	 MIM	 waveguides	 feature	 lower	
propagation	 lengths	 compared	 to	 insulator-metal-insulator	 (IMI)	 waveguides,	 the	 higher	
confinement	 results	 in	 a	 tighter	 pitch	 (center-to-center	 distance	 between	 the	 adjacent	
waveguides)	 while	 maintaining	 a	 low	 crosstalk	 noise.	 This	 is	 critical	 for	 signal	 integrity.	 The	
crosstalk	noise,	defined	as	the	coupling	or	overlap	of	modes	between	the	adjacent	waveguides	
resulting	 in	a	 transfer	of	power	 from	one	waveguide	 to	another,	 is	measured	 in	 terms	of	 the	
















MIM	 waveguide,	 the	 transverse	 electric	 field	 component	 𝐸#	 can	 be	 approximated	 as	 an	
exponentially	 decaying	 harmonic	wave	𝐸( = 𝐸0𝑒%&'#𝑒( &)"%*+lmn 	 where	𝐸0	 depends	 on	 the	
strength	of	the	optical	or	electrical	stimulus	at	the	point	of	excitation	and	the	frequency	of	the	







extracting	the	resultant	wave	the	output	end.	In	general,	if	𝑚	is	the	number	of	inputs	with	phase	𝜙	 and	𝑛	 is	 the	 number	 of	 inputs	 with	 phase	𝜙 + 𝜋,	 the	 resultant	 output	 SPP	 wave	 can	 be	
approximated	as	𝐸[s+ = 𝑚 − 𝑛 𝐸0𝑒%&'#𝑒( &)"%*+lm	 	with	the	peak	amplitude	depending	on	
the	number	of	inputs	with	phases	𝜙	and	𝜙 + 𝜋	as	𝐸[s+R4t& = 𝑚 − 𝑛 𝐸0.	A	critical	requirement	of	
such	wave-computing	utilizing	the	phase	as	the	state	variable	is	to	have	odd	number	of	inputs.	
An	even	number	of	inputs	would	result	in	a	complete	destructive	interference	(with	no	output	
signal)	giving	rise	to	an	 in-determinant	state.	For	the	case	of	3-input	majority	 logic,	 the	three	
input	SPP	waves	with	the	same	frequency	and	amplitude	and	a	certain	phase	shift	relative	to	
each	other	can	be	approximated	by	𝐸( = 𝐸0𝑒%&'#𝑒( &)"%*+lmn s,	where	𝑖 = 𝐴, 𝐵, 𝐶	relates	to	the	
three	input	waves.	The	output	SPP	wave	resulting	from	the	interference	is	then,		𝐸[s+ = 𝐸h +𝐸x + 𝐸y = 𝐸0𝑒%&'#𝑒( &)"%*+ 𝑒(mf + 𝑒(mz + 𝑒(m{ .	One	of	the	following	four	possible	scenarios	
arises:	
	
(i)	𝜙h = 𝜙x = 𝜙y = 𝜙	
For	 the	 case	 when	 all	 the	 inputs	 have	 the	 same	 phase	𝜙	 (bit	 “1”),	 the	 resultant	 SPP	 wave	𝐸[s+ = 3𝐸0𝑒%&'#𝑒( &)"%*+lm	 	has	thrice	the	amplitude	and	phase	𝜙	resulting	in	a	Boolean	logic	
“1”.			
		
(ii)	𝜙h = 𝜙x = 𝜙,	𝜙y = 𝜙 + 𝜋	
When	two	of	the	inputs	are	in	the	same	phase	𝜙	(bit		“1”)	and	one	is	out	of	phase	𝜙 + 𝜋	(bit	“0”),	
the	output	SPP	wave	𝐸[s+ = 𝐸0𝑒%&'#𝑒( &)"%*+lm	 	has	 the	 same	amplitude	as	 the	 inputs	and	
phase	𝜙	resulting	in	a	Boolean	logic	“1”.			
	
(iii)	𝜙h = 𝜙x = 𝜙 + 𝜋,	𝜙y = 𝜙	
When	two	of	the	inputs	are	in	the	same	phase	𝜙 + 𝜋	(bit	“0”)	and	one	is	out	of	phase	𝜙	(bit	“1”),	
the	output	SPP	wave	𝐸[s+ = −𝐸0𝑒%&'#𝑒( &)"%*+lm	 	has	the	same	amplitude	as	the	inputs	and	
phase	𝜙 + 𝜋	resulting	in	a	Boolean	logic	“0”.			
	
(i)	𝜙h = 𝜙x = 𝜙y = 𝜙 + 𝜋	










of	𝜆0 = 1.55	𝜇𝑚	 (corresponding	 to	a	 frequency	of	193	THz)	and	 inject	a	 fundamental	guided	
mode	 into	 the	 three	plasmonic	waveguides.	The	phase	of	 the	mode	source	 is	 specified	 to	be	
either	0o	(from	here	on	referred	to	as	𝜙)	or	180o	(𝜙 + π)	for	simulating	a	logic	1	or	0,	respectively.	
Note	that	here	we	rely	on	the	phase	of	the	SPP	wave	as	the	computational	or	state	variable.	We	
choose	 the	 input	 waveguide	 width	 (win)	 to	 be	 60	 nm	 and	 height	 (h)	 100	 nm.	 The	 effective	


















As	 the	 three	 input	 waveguides	 inject	 power	 into	 a	 single	 output	 waveguide,	 a	 considerable	
backflow	 can	 occur	 due	 to	 reflection	 from	 the	 merging	 point.	 To	 improve	 transmission,	 we	




output	 gap	 width	 of	 120	 nm.	 To	 better	 elucidate	 the	 result,	 we	 resort	 to	 an	 approach	 of	
impedance	matching	put	forward	by	Cai	et.	al	46	which	shows	an	increase	in	the	transmission	due	







input	waveguide	to	the	left	by	a	distance	𝛿𝑙 = R	 +t` ]) − 𝑥8 	as	shown	in	Fig.	2(b).		
	
Fig.	2(c)	shows	the	numerical	simulation	result	for	a	3-input	plasmonic	majority	gate	for	all	23	
possible	 input	 combinations	 in	 terms	 of	 the	 time-domain	 electric	 field	 component	 EY	 at	 the	
output,	integrated	over	the	cross-section	of	the	output	waveguide	and	normalized	to	the	total	
source	electric	field	and	cross-sectional	area	of	the	output	waveguide	(see	method	section	for	
details).	 The	 input	 logic	 combinations	 (1,1,1),	 (1,1,0),	 (1,0,1)	 and	 (0,1,1)	which	 correspond	 to	
majority	of	the	input	being	logic	1,	i.e.,	SPP	waves	having	a	phase	𝜙,	result	in	logic	1	as	the	output,	
i.e.,	 an	 output	 SPP	wave	 having	 a	 phase	𝜙.	 Similarly,	 the	 input	 combinations	 (0,0,0),	 (0,0,1),	
(0,1,0)	and	(1,0,0)	result	in	an	output	SPP	wave	with	phase	𝜙 + π	depicting	a	logic	0	as	the	output.	










and	 the	 strength	of	 the	majority.	Also,	 the	normalized	peak	output	EY	for	 strong	majority	 (all	









scheme,	an	 inverter	 (INV)	operation	can	be	simply	 implemented	using	a	waveguide	of	 length	
equal	to	half	of	the	SPP	wavelength.	This	set	of	logic	primitives	allows	to	effectively	map	most	
practical	arithmetic	functions,	even	when	they	cannot	be	directly	matched	well	to	just	a	cascaded	
majority	 logic	 structure.	The	multi-level	output	of	 the	majority	gate	depicts	a	 combination	of	
Boolean	output	1	and	0	and	the	strength	of	the	majority.	In	order	to	utilize	such	a	majority	gate	
















can	 be	 considered	 as	 exponentially	 decaying	 harmonic	 waves	 with	 the	 same	 frequency	 and	
amplitude	 and	 a	 certain	 phase	 shift	 relative	 to	 each	 other	 and	 can	 be	 approximated	 as	𝐸( = 𝐸0𝑒%&'#𝑒( &)"%*+lmn s,	where	𝑖 = 1,… , 9	relates	to	the	nine	input	waves	for	each	of	the	








explained	 earlier,	 the	 resultant	 output	 SPP	 wave	 can	 be	 approximated	 as	 𝐸[s+ = 𝑚 −𝑛 𝐸0𝑒%&'#𝑒( &)"%*+lm	 ,	𝑚	being	the	number	of	 inputs	with	phase	𝜙	and	𝑛	 is	 the	number	of	
inputs	with	phase	𝜙 + 𝜋.	For	the	case	when	all	 the	 inputs	are	 logic	“1”,	 i.e.,	having	the	same	
phase	𝜙,	the	resultant	SPP	wave	𝐸[s+ = 9𝐸0𝑒%&'#𝑒( &)"%*+lm	 	has	nine	time	the	amplitude	and	
phase	𝜙	resulting	in	a	Boolean	logic	“1”.		In	the	extreme	opposite	case	when	all	the	inputs	are	
logic	 “0”,	 i.e.,	 having	 the	 same	 phase	 𝜙 + 𝜋,	 the	 resultant	 SPP	 wave	 𝐸[s+ =−9𝐸0𝑒%&'#𝑒( &)"%*+lm	 	 	has	nine	time	the	amplitude	but	phase	𝜙 + 𝜋	resulting	in	a	Boolean	
logic	“0”.	The	peak	amplitude	of	the	output	electric	field	depends	on	the	number	of	inputs	with	





the	 remaining	 4	 have	 phase	 𝜙 + π	 or	 vice-versa	 produce	 the	 lowest	 magnitude	 of	 output	
amplitude.	 The	 time-lapse	 simulation	 results	 in	 terms	 of	 the	 distribution	 of	 the	 electric	 field	



















injected	reference	signal	𝐸Z45 ≈ 9𝐸0𝑒%&'#𝑒( &)"%*+lm	 	 	 to	match	the	output	of	the	cascaded	
gate	for	the	case	of	the	strongest	majority	logic	1	(the	case	of	all	inputs	1	in	Fig.	3(b)).	This	can	be	
done	by	using	higher	excitation	power	for	the	reference	source	and	accounting	for	the	total	path	





majority	0	cases	having	phase	𝜙 + π	result	 in	destructive	interference.	However,	since	we	set	
the	peak	amplitude	of	the	reference	signal	to	be	𝐸Z45R4t& ≥ 9𝐸0,	we	get	a	Boolean	output	of	logic	
1	 for	 all	 the	 10	 cases	 (output	 SPP	waves	 having	 phase	𝜙),	 but	with	 varying	 levels	 of	 output	
amplitude	of	the	electric	field	component	EY	as	indicated	in	figs.	4(b)	and	(c).	In	contrast	to	Figs.	
3(c)	and	(d),	in	this	case	the	strongest	majority	with	9	inputs	having	phase	𝜙	produces	the	highest	
magnitude	 of	 output	 electric	 field	 EY	 and	maximum	 transmission	 of	 output	 power	while	 the	
strongest	majority	with	9	inputs	having	phase	𝜙 + π	produces	the	lowest	magnitude	of	output	





As	 such,	anything	above	 the	defined	 threshold	 can	be	considered	as	a	 logic	1	while	anything	
below	gives	a	logic	0.	Fig.	4(e)	shows	the	time-lapse	simulation	results	in	terms	of	the	distribution	









signal	 conversion	 between	 plasmon	 and	 charge	 domain,	 the	 propagation	 loss	 of	 SPP	 puts	 a	
limitation	 on	 the	 number	 of	 feasible	 cascaded	 stages.	 As	 shown	 in	 Fig.	 5(a)	 (and	 Fig.	 4(b)	 in	
supplementary	information),	the	size	of	majority	logic	gate	increases	with	the	number	of	stages	
from	an	estimated	value	of	0.636	𝜇𝑚8	 for	the	first	stage	to	4.66	𝜇𝑚8	and	38.24	𝜇𝑚8	 for	the	
second	 and	 third	 stage,	 respectively.	 The	 increase	 in	 the	 path-length	 travelled	 by	 the	 SPP	
compared	to	the	propagation	length	LP	increases	the	transmission	loss	from	around	30%	in	the	
first	stage	to	more	than	50%	in	the	third	stage.	Hence,	it	is	inefficient	to	go	beyond	the	third	stage	








the	output	 SPP	wave	 into	 electric	 field	 intensity,	 it	will	 be	difficult	 to	 separate	or	 distinguish	
between	 the	output	 levels	 for	 logic	1	and	0	as	 they	get	closer	 to	 the	 threshold	 level	 (case	of	
weakest	majority).	We	further	investigate	the	possibility	of	separation	of	states	above	and	below	
the	threshold	level	(corresponding	to	logic	1	and	0)	by	plotting	the	resolution	as	a	function	of	the	
number	of	 stages	shown	 in	Fig.	5(c).	We	define	 the	resolution	as	 the	difference	between	the	
minimum	value	of	peak	output	EY	for	logic	1	and	the	maximum	value	of	peak	output	EY	for	logic	
0	(case	of	weakest	majority	outputs),	𝑟𝑒𝑠𝑜𝑙𝑢𝑡𝑖𝑜𝑛 = Δ𝐸,[s+ = 𝐸,.(`[(_	S − 𝐸,.t"[(_	0	.	
	
Comparison	with	other	proposals	for	plasmonic	logic	and	device	
Our	work	on	majority	 logic	gate	design	 focuses	on	metal-insulator-metal	 (MIM)	wave-guiding	








majority	 gate	 has	 a	 highly	 improved	 overall	 area	 of	 only	 0.636	 μm2.	 The	 cross-sectional	
dimensions	of	the	waveguide	(60	nm	x	100	nm)	chosen	in	this	work	are	comparable	to	that	used	
by	Pan	et.	al.	20	resulting	in	a	similar	coupling	length	of	around	12	μm	for	a	chosen	pitch	of	300	
nm.	Similar	 investigations	using	MIM	geometry	 include	a	200	nm	x	100	nm	air	 groove	based	




















highly	 parallel	 real-time	 signal	 and	data	processing	 applications.	One	 good	 illustration	of	 this	
usage	is	present	 in	the	non-boolean	decision	making	process	of	a	pattern	recognition	system.	
The	 non-boolean	 decision	 making	 process	 involves	 counting	 the	 number	 of	 matches	 and	








In	 conclusion,	 using	 numerical	 FDTD	 simulations,	 we	 have	 demonstrated	 the	 possibility	 of	
building	a	nanoscale	cascadable	plasmonic	majority	gate.	We	utilize	the	phase	of	the	SPP	wave,	
instead	 of	 the	 intensity,	 as	 the	 state	 or	 computational	 variable	 that	 allows	 us	 to	 exploit	 the	
majority	voting	capability	of	 the	device	 inaccessible	 to	amplitude-based	wave	computing.	We	






our	 single-stage	MIM-based	3-input	majority	 gate	has	 a	 highly	 improved	overall	 area	of	 only	
0.636	μm2.	Performing	3-D	FDTD	simulations,	we	illustrate	the	majority	logic	functionality	of	the	
















(PML)	 are	 used	 to	minimize	 reflections.	We	 use	 the	mode	 source	 to	 inject	 the	 fundamental	





































































































































































































stage.	 The	 range	 of	 output	 decreases	 due	 to	 propagation	 loss	 at	 each	 stage.	 (c)	 Resolution,	
























majority	 logic	 operation.	 Currently,	 phase	 coherent	waves	 are	not	 yet	 demonstrated	 for	 two	
independent	emitters.	However,	provided	 sufficient	 input	power,	by	 splitting	 the	output	of	a	
single	 emitter	 into	 three	 components	 and	 injecting	 them	 into	 the	 input	 waveguides,	 phase	
coherency	 can	 be	 assured.	 Since	 we	 rely	 on	 the	 phase	 of	 the	 SPP	 wave	 as	 the	 state	 or	
computational	variable,	the	 information	can	be	written	 into	the	phase	of	wave	 in	each	of	the	











































D	 waveguides,	 we	 calculate	 the	 direct	 integrals	 for	 the	 transverse	 electromagnetic	 fields	 to	
evaluate	 the	 effective	 voltage	 𝑣 = 𝐸#𝑑#l% 	 and	 current	 𝐼 = 𝐻𝑑l% 	and	 hence	 the	













































































terms	 of	 the	 time-domain	 electric	 field	 component	 EY	 at	 the	 output,	 normalized	 to	 the	 total	
source	electric	field	and	averaged	over	the	cross-section	of	the	output	waveguide.	A	mode	source	
with	narrowband	excitation	is	used	as	mentioned	in	section	S2.	(b,	c)	Calculated	peak	values	of	
the	normalized	average	electric	 field	component	EY	and	normalized	transmitted	power	at	 the	
output	for	different	combinations	of	the	input	phases.	(d)	Time-lapse	simulation	results	in	terms	
of	the	distribution	of	EY	 in	the	x-y	plane	showing	the	propagation	and	interference	of	the	SPP	
waves.	
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